Easy PRAM-based High-performance Parallel **Programming with ICE** Rajeev Barua Uzi Vishkin

Fady Ghanim

Technical Contribution

Multi-threaded execution is the norm

<u>Problem statement</u> Can we enable tightly-synchronous threading-free programming for multi-threaded execution?

Current understanding No. Performance programming must be multi-threaded

New result Yes:

- Parallel programming can be lock-step
- With no performance penalty

Significance

Hardware parallelism is increasing

Auto parallelization in hardware or software?

Limited success and scaling. Not for irregular programs \rightarrow Parallel algorithms & programming

- But, how to minimize human effort?

- Translation: ICE to XMTC Threaded model (XMTC) is incompatible with lock-step model (ICE) Fact: parallel programmer must specify much more. He/she is expected to partition a task into subtasks (threads) so as to meet multiple constraints and • In lock-step, different parallel contexts progress in concert one step at a time objectives, involving data and computation partitioning, locality, • Threads each progresses on its own pace regardless of other threads synchronization, race conditions, limiting and hiding communication latencies • Correct translation requires synchronizing threads by introducing barriers between dependent memory accesses and parallel programming languages • A 'pardo' block is split into multiple 'spawn' blocks • The splitting occurs wherever barriers were added • Use temporary variables to communicate data and control flow between different 'spawn' blocks Intermediate Concurrent Execution (ICE) Model Translation: Optimization Splitting a pardo block into multiple spawn blocks causes previous time step are completed performance degradation M: set of all memory accesses $CL_i = \{m \in M : m \text{ is a member of cluster } i\}$ $NM = \{m \in M : m \text{ is not a member of any cluster}\}$ • So does using shared memory to communicate information $L_m = \{m_L \in M : \text{ loop carried dependence between } m_L \text{ and } m\}$ $F_m = \{m_F \epsilon M : m \text{ is Data flow dependent on } m_F \}$ 6 $C_m = \{m_c \in M : m \text{ is control dependent on value of } m_c \}$ • The "Work-Depth (WD)" abstraction. Pseudocode uses "pardo". defines ICE 7 $NL_m = L_m \cap NM$ 8 $NF_m = F_m \cap NM$ • Minimizing the number of splits is crucial to high performance 9 $NC_m = C_m \cap NM$

- Our goal: Specify what is parallelizable, but nothing else • Nobody knows to do less... • Pain of parallel programming of the available ecosystem: commodity hardware • A parallel algorithm is expressed as a series of time steps of parallel operations • Lock-step execution model; A time step is not executed until all operations of the • Parallel Random Access Machines (PRAM) is the main parallel algorithmic theory

- - PRAM is a large latent knowledge base of algorithms and technique
- Uses the XMT platform developed at UMD
 - Designed with irregular algorithms (like those in PRAM) in mind
 - Programmed using threaded parallel language called XMT-C
 - XMTC uses 'spawn' keyword to create concurrent threads
- The ICE compiler translates the ICE high level language into XMTC

The ICE Language

- The ICE language is based on the C language
 - Extends C by adding a new keyword "pardo". Used to specify parallelism as in WD
 - Shared variables are declared outside the pardo block
 - Private variables are declared within the pardo block
- In ICE, unlike threaded languages, a programmer only needs to specify parallelism
- ICE compiler produces high performance XMTC code
- ICE is the first language that can transcribe PRAM algorithms and automatically translates them into effective threaded programs

- Consolidate unnecessary splits wherever possible
- Use a list scheduling algorithm to group independent memory accesses into clusters
- Each cluster becomes a spawn block later on
- Called clustering algorithm



Experimental Results

- optimized XMTC
- Developed a benchmark suite consisting of 11 PRAM algorithms
- The experiment was conducted by
- Producing a pseudocode for each algorithm in the suite
- Using the pseudocode, two implementations were produced; an XMTC version manually optimized for best performance, and an ICE version
- Compile and execute each version on a 64 core XMT processor
- ICE achieves comparable performance to optimized XMTC while requiring considerably less effort
- Average speedup of ICE across all benchmarks is 0.76%
- Maximum slowdown was 2.7%, Maximum speedup was 8.3%
- We do not claim that ICE will provide speedups compared to hand-optimized XMTC



10 **Define Procedure** ConflictsWith (*m*, *CL*): if $NL_m \neq \Phi$ then Define Procedure cluster return true if $L_m \cap CL \neq \Phi$ then **Def:** integer i = 0return true **While** $(NM \neq \Phi)$ **do** for $m_F \in NF_m$ do define new cluster *CL* **if** ConflictsWith (m_F , CL) then for $m \in NM$ do return true **if** ConflictsWith (m, CL_i) **then** for $m_C \in NC_m$ do skip m if ConflictsWith (m_c , CL) then return true Add m to *CL_i* **return** fals

- 8.0% 6.0% 4.0% -2.0% -4 0%
 - Net Speedup of ICE normalized to hand-optimized XMTC

Transcribe PRAM algorithms right out of the textbook & go fishing

- Freeing parallel programmers from current pain points
- Get the best performance with proper compiler and architecture
- Algorithms section in some standard algorithms texts?
- To be fair, we surprised even ourselves. The XMT (explicit multi-threading) platform expected a manual workflow: starting from PRAM algorithms produce multi-threaded programs. Not directly-transcribed PRAM.
- New work goes back to : U. Vishkin, Synchronized Parallel Computation, D.Sc. Dissertation, CS, Technion, 1981, where WD was introduced.



• Goal: ICE produces XMTC code that has a comparable performance to hand



Benchmark Suite		
Abrv.	Algorithm name	
INT	Integer sort	
SMP	Sample Sort	
MRG	Merge	
CVTY	Connectivity	
BFS	Breadth First Search	
MAX	Maximum finding	
CTRC	Tree Contraction	
RANK	Tree Ranking	
JAC	Jacobi	
LU	LU Factorization	
СНО	Cholesky Factorization	

Conclusion



