Memristor-Based Multilayer Neural Networks With Online Gradient Descent Training

Daniel Soudry, Dotan Di Castro, Asaf Gal, Avinoam Kolodny, and Shahar Kvatinsky

Abstract—Learning in multilayer neural networks (MNNs) relies on continuous updating of large matrices of synaptic weights by local rules. Such locality can be exploited for massive parallelism when implementing MNNs in hardware. However, these update rules require a multiply and accumulate operation for each synaptic weight, which is challenging to implement compactly using CMOS. In this paper, a method for performing these update operations simultaneously (incremental outer products) using memristor-based arrays is proposed. The method is based on the fact that, approximately, given a voltage pulse, the conductivity of a memristor will increment proportionally to the pulse duration multiplied by the pulse magnitude if the increment is sufficiently small. The proposed method uses a synaptic circuit composed of a small number of components per synapse: one memristor and two CMOS transistors. This circuit is expected to consume between 2% and 8% of the area and static power of previous CMOS-only hardware alternatives. Such a circuit can compactly implement hardware MNNs trainable by scalable algorithms based on online gradient descent (e.g., backpropagation). The utility and robustness of the proposed memristor-based circuit are demonstrated on standard supervised learning tasks.

Index Terms—Backpropagation, hardware, memristive systems, memristor, multilayer neural networks (MNNs), stochastic gradient descent, synapse.

I. INTRODUCTION

MULTILAYER neural networks (MNNs) have been recently incorporated into numerous commercial products and services such as mobile devices and cloud computing. For realistic large scale learning tasks, MNNs can perform impressively well and produce state-of-the-art results when massive computational power is available [1]–[3] (see [4] for related press). However, such computational intensity limits their usability due to area and power requirements. New dedicated hardware design approach must therefore be developed to overcome these limitations. It was recently suggested that such new types of specialized hardware are essential for real progress toward building intelligent machines [5].

MNNs utilize large matrices of values termed synaptic weights. These matrices are continuously updated during the operation of the system, and are constantly being used to interpret new data. The power of MNNs mainly stems from the learning rules used for updating the weights. These rules are usually local, in the sense that they depend only on information available at the site of the synapse. A canonical example for a local learning rule is the backpropagation algorithm, an efficient implementation of online gradient descent, which is commonly used to train MNNs [6]. The locality of backpropagation stems from the chain rule used to calculate the gradients. Similar locality appears in many other learning rules used to train neural networks and various machine learning (ML) algorithms.

Implementing ML algorithms such as backpropagation on conventional general-purpose digital hardware (i.e., von Neumann architecture) is highly inefficient. A primary reason for this is the physical separation between the memory arrays used to store the values of the synaptic weights and the arithmetic module used to compute the update rules. General-purpose architecture actually eliminates the advantage of these learning rules—their locality. This locality allows highly efficient parallel computation, as demonstrated by biological brains.

To overcome the inefficiency of general-purpose hardware, numerous dedicated hardware designs, based on CMOS technology, have been proposed in the past two decades [7, and references therein]. These designs perform online learning tasks in MNNs using massively parallel synaptic arrays, where each synapse stores a synaptic weight and updates it locally. However, so far, these designs are not commonly used for practical large-scale applications, and it is not clear whether they could be scaled up, since each synapse requires too much power and area (Section VII). This issue of scalability possibly casts doubt on the entire field [8].

Recently, it has been suggested [9]–[10] that scalable hardware implementations of neural networks may become possible if a novel device, the memristor [11]–[14], is used. A memristor is a resistor with a varying history-dependent resistance. It is a passive analog device with
activation-dependent dynamics, which makes it ideal for registering and updating of synaptic weights. Furthermore, its relatively small size enables integration of memory with the computing circuit [15] and allows a compact and efficient architecture for learning algorithms, as well as other neural-network-related applications ([16]–[18], and references therein), which will not be discussed here.

Most previous implementations of learning rules using memristor arrays have been limited to spiking neurons and focused on spike-timing-dependent plasticity (STDP) [19]–[26]. Applications of STDP are usually aimed to explain biological neuroscience results. At this point, however, it is not clear how useful is the STDP algorithmically. For example, the convergence of STDP-based learning is not guaranteed for general inputs [27]. Other learning systems [28]–[30] that rely on memristor arrays are limited to single-layer neural networks (SNNs) with a few inputs per neuron. To the best of the authors’ knowledge, the learning rules used in the above memristor-based designs are not yet competitive and have not been used for large-scale problems, which is precisely where dedicated hardware is required.

A recent memristor array design [31] implemented the scalable perceptron algorithm [32]. This algorithm can be potentially used to train SNNs with binary outputs on very large datasets. However, training general MNNs (which are much more powerful than SNNs [33]) cannot be performed using the perceptron algorithm. Scalable training of MNNs requires the backpropagation algorithm. This is special form of online gradient descent, which is generally very effective in large-scale problems [34]. Importantly, it can achieve state-of-the-art-results on large datasets when executed with massive computational power [3], [35].

To date, no circuit has been suggested to utilize memristors for implementing such scalable online learning in MNNs. Interestingly, it was recently shown [36], [37] that memristors could be used to implement MNNs trained by backpropagation in a chip-in-a-loop setting, where the weight update calculation is performed using a host computer. However, it remained an open question whether the learning itself, which is a major computational bottleneck, could also be done online (i.e., completely implemented using hardware) with efficient massively parallel memristor arrays. The main challenge for general synaptic array circuit design arises from the nature of learning rules such as backpropagation: practically, all of them contain a multiplicative term [38], which is hard to implement in compact and scalable hardware.

In this paper, a novel and general scheme to design hardware for online gradient descent learning rules is presented. The proposed scheme uses a memristor as a memory element to store the weight and temporal encoding as a mechanism to perform a multiplication operation. The proposed design uses a single memristor and two CMOS transistors per synapse and, therefore, requires 2%–8% of the area and static power of the previously proposed CMOS-only circuits.

Using this proposed scheme, for the first time, it is possible to implement a memristor-based hardware MNN capable of online learning (using the scalable backpropagation algorithm). The functionality of such a hardware MNN circuit utilizing the memristive synapse array is demonstrated numerically on standard supervised learning tasks. On all datasets, the circuit performs as well as the software algorithm. Introducing noise levels of about 10% and parameter variability of about 30% only mildly reduced the performance of the circuit, due to the inherent robustness of online gradient descent (Fig. 5). The proposed design may therefore allow the use of specialized hardware for MNNs, as well as other ML algorithms, rather than the currently used general-purpose architecture.

The remainder of this paper is organized as follows. In Section II, a basic background on memristors and online gradient descent learning is given. In Section III, the proposed circuit is described for efficient implementation of SNNs in hardware. In Section IV, a modification of the proposed circuit is used to implement a general MNN. In Section V, the sources of noise and variation in the circuit are estimated. In Section VI, the circuit operation and learning capabilities are evaluated numerically, demonstrating that it can be used to implement MNNs trainable with online gradient descent. In Section VII, the novelty of the proposed circuit is discussed, as well as possible generalizations, and in Section VIII, this paper is summarized. The supplementary material [39] includes detailed circuit schematics, code, and an appendix with additional technicalities.

II. PRELIMINARIES

For convenience, a basic background information on memristors and online gradient descent learning is given in this section. For simplicity, the second part is focused on a simple example of the adaline algorithm—a linear SNN trained using mean square error (MSE).

A. Memristor

The memristor was originally proposed [11], [12] as the missing fourth fundamental passive circuit element. Memristors are basically resistors with varying resistance, where their resistance changes according to time integral of the current through the device, or alternatively, the integrated voltage upon the device. In the classical representation, the conductance of a memristor $G$ depends directly on the integral over time of the voltage upon the device, sometimes referred to as flux. Formally, a memristor obeys the following:

$$i(t) = G(s(t))v(t) \quad (1)$$

$$\dot{s}(t) = v(t). \quad (2)$$

A generalization of the memristor model 1, 2, which is called a memristive system, was proposed in [40]. In memristive devices, $s$ is a general state variable, rather than an integral of the voltage. Such memristive models, which are more commonly used to model actual physical devices [14], [41], [42], are discussed in [Appendix A, 39].

For the sake of generality and simplicity, in the following sections, it is assumed that the variations in the value of $s(t)$ are restricted to be small so that $G(s(t))$ can be linearized around some point $s^*$, and the conductivity of the memristor is given, to first order, by

$$G(s(t)) = \tilde{g} + \tilde{g}s(t) \quad (3)$$
where \( \hat{g} = \frac{dG(s)}{ds} \big|_{s=s^*} \) and \( \tilde{g} = G(s^*) - \hat{g}s^* \). Such a linearization is formally justified if sufficiently small inputs are used, so \( s \) does not stray far from the fixed point (i.e., \( 2\hat{g}/[d^2G(s)/ds^2] \big|_{s=s^*} \gg |s(t) - s_a| \)), so second-order contributions are negligible). The operation in such a small signal region is demonstrated numerically in [Appendix D, 39], for a family of physical memristive device technologies. The only (rather mild) assumption is that \( G(s) \) is differentiable near \( s^* \).

Note that despite this linearization, the memristor is still a nonlinear component, since [from (1) and (3)] \( i(t) = \tilde{g}v(t) + \hat{g}s(t)v(t) \). Importantly, this nonlinear product \( s(t)v(t) \) underlies the key role of the memristor in the proposed design, where an input signal \( v(t) \) is being multiplied by an adjustable internal value \( s(t) \). Thus, the memristor enables an efficient implementation of trainable MNNs in hardware, as explained below.

**B. Online Gradient Descent Learning**

The field of ML is dedicated to the construction and study of systems that can be learned from data. For example, consider the following supervised learning task. Assume a learning system that operates on \( K \) discrete presentations of inputs (trials), indexed by \( k = 1, 2, \ldots, K \). For brevity, the indexing of iteration number is sometimes suppressed, where it is clear from the context. On each trial \( k \), the system receives empirical data, a pair of two real column vectors \( x \in \mathbb{R}^M \) and \( y \in \mathbb{R}^N \), with all pairs sharing the same desired relation \( d(k) = f(x(k)) \). Note that the objective of the system is to estimate (learn) the function \( f() \) using the empirical data.

As a simple example, suppose \( W \) is a tunable \( N \times M \) matrix of parameters, and consider the estimator

\[
\rho(k) = W(k) \cdot x(k)
\]

or

\[
\rho_n(k) = \sum_m W_{nm}(k) x_m(k)
\]

which is a SNN. The result of the estimator \( \rho = Wx \) should aim to predict the right desired labels \( d = f(x) \) for new unseen patterns \( x \). To solve this problem, \( W \) is tuned to minimize some measure of error between the estimated and desired labels, over a \( K_0 \)-long subset of the empirical data, called the training set (for which \( k = 1, \ldots, K_0 \)). For example, if we define the error vector

\[
y(k) = d(k) - \rho(k)
\]

then a common measure is MSE

\[
\text{MSE} \triangleq \sum_{k=1}^{K_0} \|y(k)\|^2.
\]

Other error measures can also be used. The performance of the resulting estimator is then tested over a different subset, called the test set (\( k = K_0 + 1, \ldots, K \)).

As explained in the introduction, a reasonable iterative algorithm for minimizing objective (7) (i.e., updating \( W \), where initially \( W \) is arbitrarily chosen) is the following online gradient descent (also called stochastic gradient descent) iteration:

\[
W^{(k+1)} = W^{(k)} - \frac{1}{\eta} \nabla_{W(k)} \|y(k)\|^2
\]

where the 1/2 coefficient is written for mathematical convenience, \( \eta \) is the learning rate, a (usually small) positive constant, and at each iteration \( k \), a single empirical sample \( x(k) \) is chosen randomly and presented at the input of the system. Using the chain rule (4), (6), we have \( \nabla_{W(k)} \|y(k)\|^2 = -2(d(k) - W(k)x(k))x(k)^\top \). Therefore, defining \( \Delta W(k) = W^{(k+1)} - W^{(k)} \) and \( (\cdot)^\top \) to be the transpose operation, we obtain the outer product

\[
\Delta W(k) = \eta y(k)(x(k))^\top
\]

or

\[
W_{nm}^{(k+1)} = W_{nm}^{(k)} + \eta x_m(k)y_n(k).
\]

Specifically, this update rule is called the adaline algorithm [43], used in adaptive signal processing and control [44]. The parameters of more complicated estimators can also be similarly tuned (trained), using online gradient descent or similar methods. Specifically, MNNs (Section IV) are commonly being trained using backpropagation, which is an efficient form of online gradient descent [6]. Importantly, note that the update rule in (10) is local, i.e., the change in the synaptic weight \( W_{nm}^{(k+1)} \) depends only on the related components of input \( i_m(k) \) and error \( e_n(k) \). This local update, which ubiquitously appears in neural network training (e.g., backpropagation and the perceptron learning rule [32]) and other ML algorithms [45]-[47], enables a massively parallel hardware design, as explained in Section III.

Such massively parallel designs are needed, since for large \( N \) and \( M \), learning systems usually become computationally prohibitive in both time and memory space. For example, in the simple adaline algorithm, the main computational burden in each iteration comes from (4) and (9), where the number of operations (addition and multiplication) is of order \( O(M \cdot N) \). Commonly, these steps have become the main computational bottleneck in executing MNNs (and related ML algorithms) in software. Other algorithmic steps, such as (6) here, include either \( O(M) \) or \( O(N) \) operations and, therefore, have a negligible computational complexity, lower than \( O(M + N) \).

**III. CIRCUIT DESIGN**

Next, dedicated analog hardware for implementing online gradient descent learning is described. For simplicity, this section is focused on simple linear SNNs trained using adaline, as described in Section II. Later, in Section IV, the circuit is modified to implement general MNNs, trained using backpropagation. The derivations are rigorously done using a single controlled approximation (14) and no heuristics (i.e., unproven methods which can damage performance), thus creating a precisely defined mapping between a mathematical learning system and a hardware learning system. Readers who do not wish to go through the detailed derivations, can get the general
To construct efficient learning systems. These systems perform

A. Circuit Overview

idea from the following overview (Section III-A) together with Figs. 1–4.

massive parallelization of the bottleneck $O(N \cdot M)$ operations

Similarly to the adaline algorithm described in Section II, the circuit operates on discrete presentations of inputs (trials) (Fig. 1). On each trial $k$, the circuit receives an input vector $x^{(k)} \in [-A, A]^M$ and an error vector $y^{(k)} \in [-A, A]^N$ (where $A$ is a bound on both the input and error) and produces a result output vector $r^{(k)} \in \mathbb{R}^N$, which depends on the input by (4), where the matrix $W^{(k)} \in \mathbb{R}^{N \times M}$, called the synaptic weight matrix, is stored in the system. In addition, on each step, the circuit updates $W^{(k)}$ according to (9). This circuit can be used to implement ML algorithms. For example, as shown in Fig. 1, the simple adaline algorithm can be implemented using the circuit, with training enabled on $k = 1, \ldots, K_0$. The implementation of the backpropagation algorithm is shown in Fig. 4 and explained in Section IV.

B. Circuit Architecture

1) Synaptic Grid: The synaptic grid system described in Fig. 1 is implemented by the circuit shown in Fig. 2, where the components of all vectors are shown as individual signals. Each gray cell in Fig. 2 is a synaptic grid (artificial synapse) using a memristor [described in Fig. 3(a)]. The synapses are arranged in a 2-D $N \times M$ grid array as shown in Fig. 2, where each synapse is indexed by $(n, m)$, with $m \in \{1, \ldots, M\}$ and $n \in \{1, \ldots, N\}$. Each $(n, m)$ synapse receives two inputs $u_m, \overline{u}_m$, an enable signal $e_n$, and produces an output current $I_{nm}$. Each column of synapses in the array (the $m$th column) shares two vertical input lines $u_m$ and $\overline{u}_m$, both connected to a column input interface. The voltage signals $u_m$ and $\overline{u}_m$ (for $m$) are generated by the column input interfaces from the components of the input signal $x_k$, upon presentation.
Each row of synapses in the array (the nth row) shares the horizontal enable line $e_n$ and output line $o_n$, where $e_n$ is connected to a row input interface and $o_n$ is connected to a row output interface. The voltage (pulse) signal on the enable line $e_n$ ($\forall n$) is generated by the row input interfaces from the error signal $y$, upon presentation. The row output interfaces keep the $o_n$ lines grounded (to zero voltage) and convert the total current from all the synapses in the row going to the ground, $\sum_m i_{nm}$, to the output signal $r_n$. 

2) Artificial Synapse: The proposed memristive synapse is composed of a single memristor, connected to a shared terminal of two MOSFET transistors (p-type and n-type), as shown schematically in Fig. 3(a) (without the $n, m$ indices). These terminals act as drain or source, interchangeably, depending on the input, similarly to the CMOS transistors in transmission gates. Recall that the memristor dynamics are given by (1)–(3), with $s(t)$ being the state variable of the memristor and $G(s(t)) = \tilde{g} + \dot{g}s(t)$ its conductivity. In addition, the current of the n-type transistor in the linear region is, ideally

$$
I = K \left( (V_{GS} - V_T)V_{DS} - \frac{1}{2}V_{DS}^2 \right) \quad (11)
$$

where $V_{GS}$ is the gate–source voltage, $V_T$ is the threshold voltage, $V_{DS}$ is the drain–source voltage, and $K$ is the conduction parameter of the transistors. When $V_{GS} < V_T$, the current is cutoff ($I = 0$). Similarly, the current of the p-type transistor in the linear region is

$$
I = -K \left( (V_{GS} + V_T)V_{DS} - \frac{1}{2}V_{DS}^2 \right) \quad (12)
$$

where for simplicity, we assumed that the parameters $K$ and $V_T$ are equal for both transistors. Note that for notational simplicity, the parameter $V_T$ in (12) has a different sign than in the usual definition. When $V_{GS} > -V_T$, the current is cutoff ($I = 0$).

The synapse receives three voltage input signals: $u$ and $\bar{u} = -u$ are connected, respectively, to a terminal of the n-type and p-type transistors and an enable signal $e$ is connected to the gate of both transistors. The enable signal can have a value of 0, $V_{DD}$, or $-V_{DD}$ (with $V_{DD} > V_T$) and have a pulse shape of varying duration, as explained below. The output of the synapse is a current $I$ to the grounded line $o$. The magnitude of the input signal $u(t)$ and the circuit parameters are set so they fulfill the following.

1) We assume (somewhat unusually) that

$$
-V_T < u(t) < V_T. \quad (13)
$$

2) We assume that [recall (1)]

$$
K (V_{DD} - 2V_T) \gg G(s(t)). \quad (14)
$$
From the first assumption (13), we assume the following conditions.

1) If \( e = 0 \) (i.e., the gate is grounded), both transistors are nonconducting (in the cutoff region). In this case, \( I = 0 \) in the output, the voltage across the memristor is zero, and the state variable does not change.

2) If \( e = V_{DD} \), the n-type transistor is conducting in the linear region while the p-type transistor is nonconducting.

3) If \( e = -V_{DD} \), the p-type transistor is conducting in the linear region while the n-type transistor is nonconducting.

To satisfy (13), the proper value of \( u(t) \) is chosen (15).

From the second assumption, (14), if \( e = \pm V_{DD} \), when in the linear region, both transistors have relatively high conductivity as compared with the conductivity of the memristor. Therefore, in that case, the voltage on the memristor is approximately \( \pm u \). Note (14) is a reasonable assumption, as shown in [48]. If not (e.g., if the memristor conductivity is very high), instead one can use an alternative design, as described in [Appendix B, 39].

C. Circuit Operation

The operation of the circuit in each trial (a single presentation of a specific input) is composed of two phases. First, in the computing phase (read), the output current from all the synapses \( r = Wx \) is measured using \( \sum \). Second, in the updating phase (write), the synaptic weights \( a \) are updated via the update rule \( \Delta W = \eta xy \) from (9). In the proposed design, for each synapse, the synaptic weight \( W_{nm} \) is stored using \( s_{nm} \), the memristor state variable of the \((n, m)\) synapse. The parallel read and write operations are achieved by applying simultaneous voltage signals on the inputs \( u_m \) and enable signals \( e_n (\forall n, m) \). The signals and their effect on the state variable are shown in Fig. 3(b).

1) Computation Phase (Read): During each read phase, a vector \( x \) is given and encoded in \( u \) and \( \bar{u} \) component-wise by the column input interfaces for a duration of \( T_{rd} \). \( \forall n : u_m(t) = ax_m = -\bar{u}_m(t) \), where \( a \) is a positive constant converting \( x \) to a unitless number, to voltage. Recall that \( A \) is the maximal value of \(|x_m|\), so

\[
A < V_T
\]

as required in (13). In addition, the row input interfaces produce voltage signal on the \( e_n \) lines, \( \forall n \)

\[
e_n(t) = \begin{cases} V_{DD}, & \text{if } 0 \leq t < 0.5T_{rd} \\ -V_{DD}, & \text{if } 0.5T_{rd} \leq t \leq T_{rd} \end{cases}
\]

From (2), the total change in the internal state variable is, therefore, \( \forall n, m \)

\[
\Delta s_{nm} = \int_0^{0.5T_{rd}} (ax_m)dt + \int_{0.5T_{rd}}^{T_{rd}} (-ax_m)dt = 0.
\]

The zero net change in the value of \( s_{nm} \) between the times of 0 and \( T_{rd} \) implements a nondestructive read, as common in many memory devices. To minimize inaccuracies, the row output interface samples the output current at time \( 0^+ \) (immediately after time zero). This is done before the conductance of the memristor is significantly changed from its value before the read phase. Using (3), the output current of the synapse to the \( o_n \) line at the time is thus

\[
I_{nm} = a(\bar{g} + \bar{g}s_{nm})x_m.
\]

Therefore, the total current in each output line \( o_n \) is equal to the sum of the individual currents produced by the synapses driving that line

\[
o_n = \sum_m I_{nm} = a \sum_m (\bar{g} + \bar{g}s_{nm})x_m.
\]

The row output interface measures the output current \( o_n \) and outputs

\[
r_n = c(o_n - o_{ref})
\]

where \( c \) is a constant converting the current units of \( o_n \) to a unitless number \( r_n \) and

\[
o_{ref} = ag \sum_x x_m.
\]

Defining

\[
W_{nm} = ac \bar{g} s_{nm}
\]

we obtain

\[
r = Wx
\]

as desired.

2) Update Phase (Write): During each write phase, of duration of \( T_{wr} \), \( u \) and \( \bar{u} \) maintain their values from the read phase, while the signal \( e \) changes. In this phase, the row input interfaces encode \( e \) component-wise, \( \forall n \)

\[
e_n(t) = \begin{cases} \text{sign}(y_n)V_{DD}, & \text{if } 0 \leq t < T_{rd} \leq b|y_n| \\ 0, & \text{if } b|y_n| < t < T_{rd} < T_{wr} \end{cases}
\]

The interpretation of (24) is that \( e_n \) is a pulse with a magnitude \( V_{DD} \), the same sign as \( y_n \), and a duration \( b|y_n| \) (where \( b \) is a constant converting \( y_n \), a unitless number, to time units). Recall that \( A \) is the maximal value of \(|y_n|\), so we require that

\[
T_{wr} > bA.
\]

The total change in the internal state is therefore

\[
\Delta s_{nm} = \int_{T_{rd}}^{T_{rd} + b|y_n|} (\text{sign}(y_n)x_m)dt
\]

\[
= abx_m y_n.
\]

Using (22), the desired update rule for the synaptic weights is, therefore, obtained as

\[
\Delta W = \eta xy \top
\]

where \( \eta = a^2bc \bar{g} \).
IV. MULTILAYER NEURAL NETWORK CIRCUIT

So far, the circuit operation was exemplified on a SNN with the simple adaline algorithm. In this section, it is explained how, with a few adjustments, the proposed circuit can be used to implement backpropagation on a general MNN.

Recall the context of the supervised learning setup detailed in Section II, where \( x \in \mathbb{R}^M \) is a given pattern and \( d \in \mathbb{R}^N \) is a desired label. Consider a double layer MNN estimator of \( d \), of the form

\[
r = W_2 \sigma(W_1 x)
\]

with \( W_1 \in \mathbb{R}^{H \times M} \) (\( H \) is some integer) and \( W_2 \in \mathbb{R}^{N \times H} \) being the two parameter matrices and where \( \sigma \) is some nonlinear (usually sigmoid) function operating component wise [i.e., \( \sigma(x)_i = \sigma(x_i) \)]. Such a double layer MNN, with \( H \) hidden neurons, can approximate any target function with arbitrary precision [33]. Denote by

\[
r_1 = W_1 x \in \mathbb{R}^H; \quad r_2 = r = W_2 \sigma(r_1) \in \mathbb{R}^N
\]

the output of each layer. Suppose we again use MSE to quantify the error between \( d \) and \( r \). In the backpropagation algorithm, each update of the parameter matrices is given by an online gradient descent step, which can be directly derived from [6, eq. (8)] [note the similarity with (9)].

\[
\Delta W_1 = \eta y_1 x_1^T; \quad \Delta W_2 = \eta y_2 x_2^T
\]

(30)

with \( x_1 \triangleq \sigma(r_1), y_2 \triangleq d - r_2, x_1 \triangleq x \) and \( y_1 \triangleq (W_2 y_2) \times \sigma'(r_1) \), where here \( (a \times b)_i \triangleq a_i b_i \), a component-wise product, and \( \sigma'(x)_i = \sigma(x_i) / dx_i \). Implementing such an algorithm requires a minor modification of the proposed circuit, that is, it should have an additional inverted output \( W_1^T y \). Once this modification is made to the circuit, by cascading such circuits, it is straightforward to implement the backpropagation algorithm for two layers or more, as shown in Fig. 4. For each layer, a synaptic grid circuit stores the corresponding weight matrix, performs a matrix-vector product as in (29), and updates the weight matrix as in (30). This last operation requires the additional output

\[
\delta \triangleq W_1^T y
\]

(31)
in each synaptic grid circuit (except the first). We assume that the synaptic circuit has dimensions \( M \times N \) (with a slight abuse of notation, since \( M \) and \( N \) should be different for each layer). The additional output (31) can be generated by the circuit in an additional read phase with the duration \( T_{rd} \), between the original read and write phases, in which the original role of the input and output lines is inverted. In this phase, the n-type MOS (nMOS) transistor is ON, i.e., \( V_n = V_{DD} \) and the former output \( o_n \) lines are given the following voltage signal (again, used for a nondestructive read):

\[
o_n = \begin{cases} 
   a y_n, & \text{if } T_{rd} \leq t < 1.5 T_{rd} \\
   -a y_n, & \text{if } 1.5 T_{rd} \leq t \leq 2T_{rd}.
\end{cases}
\]

(32)

The \( I_{nm} \) current now flows to the (original input) \( u_m \) terminal, which is grounded and shared \( \forall n \). The sum of all the currents is measured at time \( T_{rd}^+ \) by the column interface (before it goes into ground)

\[
u_m = \sum_n I_{nm} = a \sum_n (\hat{g} + \hat{g}_{nm}) y_n.
\]

(33)

The total current on \( u_m \) at time \( T_{rd} \) is the output

\[
\delta_m = c(u_m - u_{ref})
\]

(34)

where \( u_{ref} = a \hat{g} \sum_n y_n \). Thus, from (22)

\[
\delta_m = \sum_n W_{nm} y_n
\]

(35)
as required.

Finally, note that it is straightforward to use a different error function instead of MSE. For example, in a MNN, recall that in the last layer

\[
y = d - r = -\frac{1}{2} \nabla_r \|d - r\|^2.
\]

If a different error function \( E(r, d) \) is required, one should simply replace this with

\[
y \triangleq -\alpha \nabla_r E(r, d)
\]

(36)

where \( \alpha \) is some constant that can be used to tune the learning rate. For example, one could use instead a cross entropy error function

\[
E(r, d) = -\sum_i d_i \ln r_i
\]

(37)

which is more effective for classification tasks, in which \( d \) is a binary vector [49]. To implement this change in the MNN circuit (Fig. 4), the subtractor should be simply replaced with some other module.

V. SOURCES OF NOISE AND VARIABILITY

Usually, analog computation suffers from reduced robustness to noise as compared with digital computation [50]. ML algorithms are, however, inherently robust to noise, which is a key element in the set of problems they are designed to solve. For example, gradient descent is quite robust to perturbations, as intuitively demonstrated in Fig. 5. This suggests that the effects of intrinsic noise on the performance of the analog circuit are relatively small. These effects largely depend on the specific circuit implementation (e.g., the CMOS process). Particularly, memristor technology is not mature yet and memristors have not been fully characterized. Therefore, to check the robustness of the circuit, crude estimation of the magnitude of noise and variability has been used in this section. This estimation is based on known sources of noise and variability, which are less dependent on the specific implementation. In Section VI, the alleged robustness of the circuit would be evaluated by simulating the circuit in the presence of these noise and variation sources.
As demonstrated schematically in this figure, training the SNN using gradient descent can lead to a situation where the error is minimized to some fixed point (generally, a local minimum or the global minimum of the MSE). Schematically, the gradient direction can be arbitrarily varied within a relatively wide range (green triangles), on each iteration, and this will not prevent this convergence.

A. Noise

When one of the transistors is enabled (\(e(t) = \pm V_{DD}\)), then the current is affected by intrinsic thermal noise sources in the transistors and memristor of each synapse. This noise affects the operation of the circuit during the write and read phases. Current fluctuations on a device due to thermal origin can be approximated by a white noise signal \(I(t)\) with zero mean (\(\langle I(t) \rangle = 0\)) and autocorrelation \(\langle I(t)I(t') \rangle = \sigma^2 \delta(t-t')\), where \(\delta()\) is Dirac’s delta function and \(\sigma^2 = 2 kT g\) (where \(k\) is Boltzmann’s constant, \(T\) is the temperature, and \(g\) is the conductance of the device). For 65 nm transistors (parameters taken from IBMs 10LPe/10RFe process [51]), the characteristic conductivity is \(g_1 \sim 10^{-4} \Omega^{-1}\). Therefore, for \(I_1(t)\), the thermal current source of the transistors at room temperature, we have \(\sigma_i^2 \sim 10^{-24} \text{A}^2 \text{s}\). Assume that the memristor characteristic conductivity \(g_2 = \epsilon g_1\), so for the thermal current source of the memristor, \(\sigma_{i}^2 = \epsilon \sigma_i^2\). Note that from (14), we have \(\epsilon \ll 1\), and the resistance of the transistor is much smaller than that of the memristor. The total voltage on the memristor is thus

\[
V_M(t) = \frac{g_1}{g_1 + g_2} u(t) + (g_1 + g_2)^{-1} (I_1(t) - I_2(t))
\]

where \(\xi(t) = (g_1^{-1}/1 + \epsilon)(I_1(t) - I_2(t))\). Since different thermal noise sources are uncorrelated, we have \(\langle I_1(t)I_2(t') \rangle = 0\), and so \(\langle \xi(t)\xi(t') \rangle \sim \sigma_{\xi}^2 \delta(t-t')\) with

\[
\sigma_{\xi}^2 = \frac{1}{g_1^2(1 + \epsilon)^2} \left( \langle I_1^2(t) \rangle + \langle I_2^2(t) \rangle \right)
\]

\[
= \frac{\sigma_i^2 + \epsilon^2}{g_1^2(1 + \epsilon)^2}
\]

\[
\approx g_1^2 \sigma_1^2 = 2kT g_1^{-1} \sim 10^{-16} \text{V}^2\text{s}.
\]

The equivalent circuit, including the sources of noise, is shown in Fig. 6. Assuming the circuit minimal trial duration is \(T = 10\) ns, the root MSE due to thermal noise is bounded above by

\[
E_T \sim \sqrt{\left( \frac{1}{T} \int_0^T d\xi(t) \right)^2} = T^{-1/2} \sigma_{\xi} \sim 10^{-4} V.
\]

Noise in the inputs \(u, \bar{u}\), and \(e\) also exists. According to [52], the relative noise in the power supply of the \(u/\bar{u}\) inputs is approximately 10% in the worst case. Applying \(u = ax\) effectively gives an input of \(ax + E_T + E_u\), where \(|E_u| \leq 0.1a|x|\). The absolute noise level in duration of \(e\) should be smaller than \(T_{\text{clk}}\) being the shortest clock cycle currently available. On every write cycle \(e = \pm V_{DD}\) is, therefore, applied for a duration of \(b|y| + E_e\) (instead of \(b|y|\)), where \(|E_e| < T_{\text{clk}}^{-1}\).

B. Parameter Variability

A common estimation of the variability in memristor parameters is a coefficient of variation (CV = standard deviation/mean) of a few percent [53]. In this paper, the circuit is also evaluated with considerably larger variability (CV \(\sim 30\%\)), in addition to the noise sources, as described in Section V-A. The variability in the parameters of the memristors is modeled by sampling each memristor conductance parameter \(\hat{g}\) independently from a uniform distribution between 0.5 and 1.5 of the original (nonrandom) value of \(\hat{g}\). When running the algorithm in software, these variations are equivalent to corresponding changes in the synaptic weights \(W\) or the learning rate \(\eta\) in the algorithm. Note that the variability in the transistor parameters is not considered, since these can affect the circuit operation only if (13) or (14) are invalidated. This can happen, however, only if the values of \(K\) or \(V_T\) vary in orders of magnitude, which is unlikely.

VI. Circuit Evaluation

In this section, the proposed synaptic grid circuit is implemented in a simulated physical model (Section VI-A).
Fig. 7. Synaptic $2 \times 2$ grid circuit simulation, during ten operation cycles. Top: circuit inputs $(x_1, x_2)$ and result outputs $(r_1, r_2)$. Middle and bottom: voltage (solid black) and conductance (dashed red) change for each memristor in the grid. Note that the conductance of the $(n, m)$ memristor indeed changes proportionally to $x_m y_n$ following (27). Simulation was done using SimElectronics, with the inputs as in (39) and (40), and the circuit parameters as in Table I. Similar results were obtained using SPICE with linear ion drift memristor model and CMOS $0.18 \mu m$ process, as shown in Appendix D, 39.

First, the basic functionality of a toy example, a $2 \times 2$ circuit, is demonstrated (Section VI-B). Then (Section VI-C) using standard supervised learning datasets, the implementation of SNNs and MNNs using this synaptic grid circuit is demonstrated, including its robustness to noise and variation.

### A. Software Implementation

Recall that the synaptic grid circuit (implementing the boxes in Figs. 1 and 4) operates in discrete time trials, and receives at each trial two vector inputs $x$ and $y$, updates an internally stored synaptic matrix $W$ (according to $\Delta W = \eta y x^\top$), and outputs the vector $r = Wx$ (optionally, it outputs also the vector $\delta = W^\top y$).

The physical model of the circuit is implemented both in SPICE and SimElectronics [54]. Both are software tools that enable physical circuit simulation of memristors and MOSFET devices. The SPICE model is described in [Appendix D, 39].

Next, the SimElectronics synaptic grid circuit model is described. Exactly the same model (at different sizes of grid) is used for all numerical evaluations in Sections VI-C. The circuit parameters appear in Table I, with the parameters of the (ideal) transistors kept at their defaults. Note $V_T$ of the pMOS is defined here with an opposite sign to the usual definition. The memristor model is implemented using (1)–(3) with parameters taken from the experimental data [55, Fig. 2]. As shown schematically in Fig. 2, the circuit implementation consists of a synapse-grid and the interface blocks. The interface units were implemented using a few standard CMOS and logic components, as can be seen in the detailed schematics (available in [39] as an HTML file, which may be opened using Firefox). The circuit operated synchronously using global control signals supplied externally. The circuit inputs $x$ and $y$ and output $r$ were kept constant in each trial using sample and hold units.

### B. Basic Functionality

First, the basic operation of the proposed synaptic grid circuit is examined numerically in a toy example. A small $2 \times 2$ synaptic grid circuit is simulated for time $10 T$ (10 read-write cycles) with a simple piecewise constant input $x = (x_1, x_2) = (0.8, -0.4) \cdot \text{sign}(t - 5T)$ (39) and a constant input $y = (y_1, y_2) = (0.2, -0.1)$. (40)

In Fig. 7, the resulting circuit outputs are shown, together with the memristors’ voltages and conductances. The correct basic operation of the circuit is verified.
C. Learning Performance

The synaptic grid circuit model is used to implement a SNN and a MNN, trainable by the online gradient descent algorithm. To demonstrate that the algorithm is indeed implemented correctly by the proposed circuit, the circuit performance has been compared to an algorithmic implementation of the MNNs in (MATLAB) software. Two standard tasks are used:

1) the Wisconsin Breast Cancer diagnosis task [56] (linearly separable);
2) the Iris classification task [56] (not linearly separable).

The first task was evaluated using an SNN circuit, similarly to Fig. 1. Note this task has only a single output (yes/no), so the synaptic grid (Fig. 2) has only a single row. The second task is evaluated on a two-layer MNN circuit, similarly to Fig. 4. The learning parameters are described in Table II. Fig. 8 shows the training error (performance during training phase) of the following:

1) the algorithm;
2) the proposed circuit (implementing the algorithm);
3) the circuit, with about 10% noise and 30% variability (Section V).

In addition, Table III shows the test error—the error estimated on the test set after training was over (The standard deviation (Std) was calculated as \( (P_e(1 - P_e))^{1/2} \) N_{test}^{1/2}, with N_{test} being the number of samples in the test set and P_e being the test error). On each of the two tasks, the training performance (i.e., on the training set) of the circuit and the algorithm similarly improves, finally reaching a similar test error. These results indicate that the proposed circuit design can precisely implement MNNs trainable with online gradient descent, as expected, from the derivations in Section III. Moreover, the circuit exhibits considerable robustness, as its performance is only mildly affected by significant levels of noise and variation.

**Implementation Details:** The SNN and the MNN were implemented using the (SimElectronics) synaptic grid circuit model, which was described in Section VI-A. The detailed schematics of the two-layer MNN model are again given in [39] (as an HTML file, which may be opened using Firefox), and also in the code. All simulations are done using a desktop computer with core i7 930 processor, a Windows 8.1 operating system, and a MATLAB 2013b environment. Each circuit simulation takes about one day to complete (note the software implementation of the circuit does not exploit the parallel operation of the circuit hardware). For both tasks, we used the standard training and testing procedures [6]. For each k sample from the dataset, the attributes are converted to a M-long vector \( x^{(k)} \), and each label is converted to a N-long binary vector \( d^{(k)} \). The training set is repeatedly presented, with samples at random order. The inputs mean was subtracted, and they were normalized as recommended by [6], with additional rescaling done in dataset 1, to ensure that the inputs fall within the circuit specification 1, i.e., meet the requirement specified by (13). The performance was averaged over 10 repetitions (of training and testing) and the training error was also averaged over the previous 20 samples. The initial weights were sampled independently from a symmetric uniform distribution. For both tasks, in the output layer,
a softmax activation function was used
\[ (\sigma(x))_i = \frac{e^{x_i}}{\sum_{j=1}^{N} e^{x_j}} \]
together with a Cross entropy error (37) since this combination is known to improve performance [57]. In task 2, in the two-layer MNN, the neuronal activation functions in the first (hidden) layer were set as
\[ \sigma(x_i) = 1.7159 \tanh \left( \frac{2x_i}{3} \right) \]
as recommended in [6]. Other parameters are given in Tables I and II. In addition to the inputs from the previous layer, the commonly used bias input is implemented in the standard way (i.e., at each circuit, the neuronal input \( x \) is extended with an additional component equal to a constant one).

VII. DISCUSSION

As explained in Sections II and IV, two major computational bottlenecks of MNNs and many ML algorithms, are given by a matrix \( \times \) vector product operation (4) and a vector \( \times \) vector outer product operation (9). Both are of order \( O(M \cdot N) \), where \( M \) and \( N \) are the sizes of the input and output vectors. In this paper, the proposed circuit is designed specifically to deal with these bottlenecks using memristor arrays. This design has a relatively small number of components in each array element—one memristor and two transistors. The physical grid-like structure of the arrays implements the matrix \( \times \) vector product operation (4) using analog summation of currents, while the memristor (nonlinear) dynamics enable us to perform the vector \( \times \) vector outer product operation (10), using time \( \times \) voltage encoding paradigm. The idea to use a resistive grid to perform matrix \( \times \) vector product operation is not new (e.g., [58]). The main novelty of this paper is the use of memristors together with time \( \times \) voltage encoding, which allows us to perform a mathematically accurate vector \( \times \) vector outer product operation in the learning rule using a small number of components.

A. Previous CMOS-Based Designs

As mentioned in the introduction, CMOS hardware designs that specifically implement online learning algorithms remain an unfulfilled promise at this point.

The main incentive for existing hardware solutions is the inherent inefficiency in implementing these algorithms in software running on general-purpose hardware (e.g., CPUs, digital signal processors, and GPUs). However, squeezing the required circuit for both the computation and the update phases (two configurable multipliers, for the matrix \( \times \) vector product and vector \( \times \) vector outer product, and a memory element to store the synaptic weight) into an array cell has proven to be a hard task, using currently available CMOS technology. Off-chip or chip-in-the-loop design architectures [67, Table I] have been suggested in many cases as a way around this design barrier. These designs, however, generally deal with the computational bottleneck of the matrix \( \times \) vector product operation in the computation phase, rather than the computational bottleneck of the vector \( \times \) vector outer product operation in the update phase. In addition, these solutions are only useful in cases where the training is not continuous and is done in a predeployment phase or in special reconfiguration phases during the operation. Other designs implement nonstandard (e.g., perturbation algorithms [68]) or specifically tailored learning algorithms (e.g., modified backpropagation for spiking neurons [69]). However, it remains to be seen whether such algorithms are indeed scalable.

Hardware designs of artificial synaptic arrays that are capable of implementing common (scalable) online gradient-descent-based learning, are listed in Table IV. For large arrays (i.e., large \( M \) and \( N \)), the effective transistor count per synapse (where resistors and capacitors were also counted as transistors) is approximately proportional to the required area and average static power usage of the circuit.

The smallest synaptic circuit [59] includes two transistors similarly to our design, but requires the (rather unusual) use of UV illumination during its operation and has the disadvantage of having volatile weights decaying within minutes. The next device [60] includes six transistors per synapse, but the update rule can only increase the synaptic weights, which makes the device unusable for practical purposes. The next device [62], [70] suggested a grid design using the CMOS Gilbert multipliers, resulting in 39 transistors per synapse. In a similar design [63], 52 transistors are used. Both these devices use capacitive elements for analog memory and suffer from the limitation of having volatile weights, vanishing after training has stopped. Therefore, they require constant retraining (practically acting as refresh). Such retraining is required also in each startup or, alternatively, reading out the weights into an auxiliary memory—a solution that requires a mechanism for reading out the synaptic weights. The larger design in [64] (92 transistors) also has weight decay, but with a slow hours-long timescale. The device in [65] (83 transistors and an unspecified weight unit that stores the weights) does not report to have weight decay, apparently since digital storage is used. This is also true for [66] (150 transistors).

<table>
<thead>
<tr>
<th>Design</th>
<th>#Transistors</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>Proposed</td>
<td>2 (41 memristor)</td>
<td>Also requires UV light + Weights decay – minutes</td>
</tr>
<tr>
<td>[59]</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>[60]</td>
<td>6</td>
<td>Weights only increase (unsuitable)</td>
</tr>
<tr>
<td>[61, 62]</td>
<td>39</td>
<td>Must keep training</td>
</tr>
<tr>
<td>[63]</td>
<td>52</td>
<td>Must keep training</td>
</tr>
<tr>
<td>[64]</td>
<td>92</td>
<td>Weights decay ~ hours</td>
</tr>
<tr>
<td>[65]</td>
<td>83</td>
<td>Also requires a “weight unit”</td>
</tr>
<tr>
<td>[66]</td>
<td>150</td>
<td></td>
</tr>
</tbody>
</table>
B. Memristor-Based Designs: Expected Benefits and Technical Issues

The proposed memristor-based design should resolve the main obstacles of the above CMOS-based designs, and provide a compact nonvolatile [71] circuit. Area and power consumption are expected to be reduced by a factor of 13–50, in comparison with standard CMOS technology, if a memristor is counted as an additional transistor (although it is actually more compact). Maybe the most convincing evidence for the limitations of the CMOS-based designs is the fact that although most of these designs are two decades old, they have not been incorporated into commercial products. It is fair only to mention at this point that while our design is purely theoretical and based on speculative technology, the above reviewed designs are based on mature technology and have overcome obstacles all the way to manufacturing. However, a physical implementation of a memristor-based neural network should be feasible, as was demonstrated in a recent work [31]—where a different memristor-based design was manufactured and tested.

The hardware design in [31] of a SNN with binary outputs demonstrated a successful online training using the popular perceptron algorithm. The current proposed design allows more flexibility, since it can be used to train general MNNs (considered to be much more powerful than SNNs [33]) using the scalable online gradient descent algorithm (backpropagation). In addition, the current proposed design can be also used to implement the perceptron algorithm (used in [31]), since it is very similar to the Adaline algorithm (Fig. 1). Due to this similarity, both designs should encounter similar technical issues in a concrete implementation.

Encouragingly, the memristor-based neural network circuit in [31] is able to achieve good performance, despite of the following issues: 1) noisy memristor dynamics affect the accuracy of the weight update; 2) variations in memristor parameters generate similar variations in the learning rates (here \( \eta \)); and 3) the nonlinearity of the conductivity [here \( G(s(t)) \)] can have a saturating effect on the weights (resulting in bounded weights). Overcoming issues 1) and 2) suggests that training MNNs should be relatively robust to noise and variations, as argued here (Fig. 5) and demonstrated numerically (Fig. 8 and Table III). Overcoming issue 3) suggests that the saturating effect of the nonlinearity \( G(s(t)) \) on the weights is not catastrophic. This could be related again to the robustness of gradient descent (Fig. 5). Moreover, bounding the weights magnitude can be desirable and various regularization methods are commonly used to achieve this effect in MNNs. More specifically, a saturating nonlinearity on the weights can even improve performance [72]. Other types of nonlinearity may also be beneficial [73].

C. Circuit Modifications and Generalizations

The specific parameters that were used for the circuit evaluation (Table I) are not strictly necessary for the proper execution of the proposed design and are only used to demonstrate its applicability. For example, it is straightforward to show that \( K, V_T \), and \( \bar{g} \) have little effect [as long as (13) and (14) hold], and different values of \( \hat{g} \) can be adjusted for by rescaling the constant \( c \), which appears in (20) and (34). This is important since the feasible range of parameters for the memristive devices is still not well characterized and it seems to be quite broad. For example, the values of the memristive timescales range from picoseconds [74] to milliseconds [55]. Here, the parameters were taken from a millisecond-timescale memristor [55]. The actual speed of the proposed circuit would critically depend on the timescales of commercially available memristor devices.

Additional important modifications of the proposed circuit are straightforward. In [Appendix A, 39], it is explained how to modify the circuit to work with more realistic memristive devices [40, 14], instead of the classical memristor model [11], given a few conditions. In [Appendix C, 39], it is shown that it is possible to reduce the transistor count from two to one, at the price of doubling the duration of the write phase. Other useful modifications of circuit are also possible. For example, the input \( x \) may be allowed to receive different values during the read and write operations. In addition, it is straightforward to replace the simple outer product update rule in (10) by more general update rules of the form

\[
W^{(k+1)}_{nm} = W^{(k)}_{nm} + \eta \sum_{i,j} f_i(y_n^{(k)}) g_j(x_m^{(k)})
\]

where \( f_i, g_j \) are some functions. Finally, it is possible to adaptively modify the learning rate \( \eta \) during training [e.g., by modifying \( \alpha \) in (36)].

VIII. CONCLUSION

A novel method to implement scalable online gradient descent learning in multilayer neural networks through local update rules is proposed based on the emerging memristor technology. The proposed method is based on an artificial synapse using one memristor to store the synaptic weight and two CMOS transistors to control the circuit. The correctness of the proposed synapse structure exhibits a similar accuracy to its equivalent software implementation, while the proposed structure shows high robustness and immunity to noise and parameter variability.

Such circuits may be used to implement large-scale online learning in multilayer neural networks, as well as other learning systems. The circuit is estimated to be significantly smaller than existing CMOS-only designs, opening the opportunity for massive parallelism with millions of adaptive synapses on a single integrated circuit, operating with low static power and good robustness. Such brain-like properties may give a significant boost to the field of neural networks and learning systems.

ACKNOWLEDGMENT

The authors would like to thank E. Friedman, I. Hubara, R. Meir, and U. Weiser for their support and helpful comments, and E. Rosenthal and S. Gershnikov for their contribution to the SPICE simulations.

REFERENCES


Daniel Soudry received the B.Sc. degree in electrical engineering and physics and the Ph.D. degree in electrical engineering from the Technion-Israel Institute of Technology, Haifa, Israel, in 2008 and 2013, respectively.

He is currently a Grass Lipper Post-Doctoral Fellow with the Department of Statistics, Center of Theoretical Neuroscience, and the Grossman Center for the Statistics of Mind, Columbia University, New York, NY, USA. His current research interests include modeling the nervous system and its components, Bayesian methods for neural data analysis and inference in neural networks, and hardware implementation of neural systems.

Avinoam Kolodny received the Ph.D. degree in microelectronics from the Technion-Israel Institute of Technology (Technion), Haifa, Israel, in 1980. He joined Intel Corporation, Santa Clara, CA, USA, where he was involved in research and development in the areas of device physics, very large scale integration (VLSI) circuits, electronic design automation, and organizational development. He has been a member of the Faculty of Electrical Engineering with Technion since 2000. His current research interests include interconnects in VLSI systems, at both physical and architectural levels.

Shahar Kvatinsky received the B.Sc. degree in computer engineering and applied physics and the M.B.A. degree from the Hebrew University of Jerusalem, Jerusalem, Israel, in 2009 and 2010, respectively, and the Ph.D. degree in electrical engineering from the Technion-Israel Institute of Technology, Haifa, Israel, in 2014.

He was with Intel Corporation, Santa Clara, CA, USA, as a Circuit Designer, from 2006 to 2009. He is currently a Post-Doctoral Research Fellow with Stanford University, Stanford, CA, USA. His current research interests include circuits and architectures with emerging memory technologies and design of energy efficient architectures.