


1



#### Many-cores: Supercomputer-on-chip How many? And how? (how not to?)

Ran Ginosar

Technion

Feb 2009

## Disclosure and Ack


- I am co-inventor / co-founder of Plurality
  - Based on 30 years of (on/off) research
- Presentation ideas stolen freely from others
  - Suddenly there are many experts at and around the Technion <sup>(2)</sup>

## Many-cores

- CMP / Multi-core is "more of the same"
  - Several high-end complex powerful processors
  - Each processor manages itself
  - Each processor can execute the OS
  - Good for many unrelated tasks (e.g. Windows)
  - Reasonable on 2–8 processors, then it breaks
- Many-cores
  - 100 1,000 10,000
  - Useful for heavy compute-bound tasks
  - So far (50 years) many disasters
    - But there is light at the end of the tunnel  $\ensuremath{\textcircled{\sc o}}$

# Agenda

- Review 4 cases
- Analyze
- How NOT to make a many-core



# Many many-core contenders

- Ambric
- Aspex Semiconductor
- ATI GPGPU
- BrightScale
- ClearSpeed Technologies
- Coherent Logix, Inc.
- CPU Technology, Inc.
- Element CXI
- Elixent/Panasonic
- IBM Cell
- IMEC
- Intel Larrabee
- Intellasys
- IP Flex

- MathStar
- Motorola Labs
- NEC
- Nvidia GPGPU
- PACT XPP
- Picochip
- Plurality
- Rapport Inc.
- Recore
- Silicon Hive
- Stream Processors Inc.
- Tabula
- Tilera



# PACT XPP

- German company, since 1999
  - Martin Vorbach, an ex-user of Transputers











# PACT XPP (96 elements)






## PACT XPP die photo






RAM PAEs

#### PACT: Static mapping, circuit-switch reconfigured NoC






# PACT



- Static task mapping ⊗
  - And a debug tool for that



# PACT analysis



- Fine granularity computing ©
- Heterogeneous processors  $\boldsymbol{\boldsymbol{\Im}}$
- Static mapping

 $\rightarrow$  complex programming  $\otimes$ 

- Circuit-switched NoC → static reconfigurations
   → complex programming ⊗
- Limited parallelism
- Doesn't scale easily

# picoChip

- UK company
- Inspired by Transputers (1980s), David May












#### The picoArray concept : Architecture overview






#### The picoArray concept : picoBus







	0	1	2	3	4	5	6	7
U								
V								
W								
Х								
Y								
Z								























Ρ

Ρ

P





A\_---

В

z@4































	0	1	2	3	4	5	6	7
U								
V								
W								
Х								
Y								
Z								


















# **picoChip**: Static Task Mapping 😕



# picoChip analysis


- MIMD, fine granularity, homogeneous cores 😳
- Static mapping

 $\rightarrow$  complex programming  $\otimes$ 

- Circuit-switched NoC → static reconfigurations
   → complex programming ⊗
- Doesn't scale easily
  - Can we create / debug / understand static mapping on 10K?




- USA company
- Based on RAW research @ MIT (A. Agarwal)



- Heavy DARPA funding, university IP
- Classic homogeneous MIMD on mesh NoC
  - "Upgraded" Transputers with "powerful" uniprocessor features
    - Caches 😕
    - Complex communications  $\otimes$
- "tiles era"



- Powerful processor
- High freq: ~1 GHz
  - High power (0.5W) ⊗
- 5-mesh NoC
  - P-M / P-P / P-IO
- 2.5 levels cache 88
  - L1+ L2
  - Can fetch from L2 of others
- Variable access time
  - 1 7 70 cycles





# **Caches Kill Performance**

- Cache is great for a single processor
  - Exploits locality (in time and space)
- Locality only happens locally on many-cores
  - Other (shared) data are buried elsewhere
- Caches help speed up parallel (local) phases
  - Amdahl [1967]: the challenge is NOT the parallel phases



- 36-64 processors
  - MIMD / SIMD ⊗
- Total 5+ MB memory
  - In distributed caches
- High power
  - ~27W 😕







Die photo


### **TILERA** allows statics

- Pre-programmed streams span multi-processors
  - Static mapping



#### ★ TILERA co-mapping: code, memory, routing ⊗





## ♦ TILERA static mapping debugger ☺

helos 📄 simples 🔉 🎧 Malelle	- 0	Tiles Gal Vew 35	10 D 2. 9 .6 7	- 5
<pre>int rank = instanceRank(); // get x/y indices of current tils int x = spc.x.coordinate();</pre>		Laurch: simple_simulatur (debug mode) State: Suspended		
<pre>int y = spr_y_coordinate();</pre>		0 1 2	3 4 5 6 7	
<pre>// if we're alone, we're the initial sequential instance if (count - 1) (</pre>		DORO	DOR 1	
printf("Sequential instance started (%i of %i, on tile (%i,				
(/ get_current size of real/simulated grid		simple" simple" simple"	ing to a local data and the second	1.8.1
int columns = 0; int rows = 0;		PCs 1		
ilib_proc_grid_size(&columns, &rows);		sample" sample" sample"		-
int expected_remaining = (columns * rows - 2) + 1;				
printf("Grid size: %d x %d, should be room to exec %d proce	5.54	serped sampled isotated	unak1	
// get actual available tiles we can span on				
// (this may be smaller than grid size if we're running und		I RShar		int.
// plus 1 because we'll be execing on the current tile as w	el	sample_sample_sample_		
<pre>ist instances = ilib_proc_remaining() + 1: char "exepath = "simple";</pre>	100	4 100		
char "exepata = subje ;				
<pre>// start parallel instances (execution restarts at main() i printf("Execing %i parallel instances\n", instances);</pre>	n (	5		01
exec_parallel(instances, exepath);				
]			یر کی بھی کی کے ایک	
All states and the second s		6 PCIe 0		
<pre>// otherwise, we're one of the exec'd parallel instances else (</pre>			NA	ALUN O
printf("Parallel instance started (Ni of Ni, on tile (Ni, //printf("Ni of Ni, cont))	x	7		
int i=10;		DDIE 5	008.2	
int j=2: int knist	-			
	•			
Debug 23 Poblens	- 0	Console 32 Breakpo Variable	s Registers Expressi Disasse Search	
· · · · · · · · · · · · · · · · · · ·	i+ *	simple_simulator [Tileta Executable] Simula	aor 🗰 36 3/4 1/4 62	-
Sample_simulator (Project'simple' on Tilens simulator, duit tiles)	-	tile-simide-port 60076config	g 4x4	
		tile-gdbcd=/u/bswanson/dev/san		
D d <sup>®</sup> simple [Tile 0.0] (Suspended: Chip Stopped)		Arge = 11		
*** 🔐 simple [Tile 1,1]	12	[0] /u/bawanson/dev/sandbox/simple	e/simple	
Thread [1] (Suspended: Breakpoint hk.)	18	[1] 1 [2] 2		
😑 1 main() at /u/bawatsinn/dev/sandbox/sample/sample.c 67 0x000 0	0576	[3] 3		
Simulator process (tile-sim) for : Project "simple" on Tilera simulator, 4+4 til	15	[4] 4		
Debugger process for Project 'simple' on Tilets simulator, 4wt tiles, [Tile 0		[5] 5		
	in the second	(0) 0		-
17	2	4		1




- Achieves good performance
- Bad on power
- Hard to scale
- Hard to program



- Israel
- Technion research (since 1980s)

# PLURALI TY Architecture: Part I




fine granularity NO PRIVATE MEMORY

tightly coupled memory equi-distant (1 cycle each way) fast combinational NOC

"anti-local" addressing by interleaving MANY banks / ports negligible conflicts

# PLURALI TY Architecture: Part II




low latency parallel scheduling enables fine granularity

fine granularity NO PRIVATE MEMORY

tightly coupled memory equi-distant (1 cycle each way) fast combinational NOC

"anti-local" addressing by interleaving MANY banks / ports negligible conflicts


PLURALI TY Floorplan




# PLURALI TY programming model

- Compile into
  - task-dependency-graph = 'task map'
  - task codes
- Task maps loaded into scheduler
- Tasks loaded into memory

#### Task template:






# Fine Grain Parallelization


- Convert (independent) loop iterations
  - for ( i=0; i<10000; i++ ) { a[i] = b[i]\*c[i]; }</pre>
- into parallel tasks

```
• duplicable task XX(...) 10000
{    ii = INSTANCE;
        a[ii] = b[ii]*c[ii];
    }
```


• All tasks, or any subset, can be executed in parallel



## Another task map (linear solver)



## Linear Solver: Simulation snap-shots



# PLURALI TY Architectural Benefits

- Shared, uniform (equi-distant) memory
  - no worry which core does what
  - no advantage to any core because it already holds the data
- Many-bank memory + fast P-to-M NoC
  - low latency
  - no bottleneck accessing shared memory
- Fast scheduling of tasks to free cores (many at once)
  - enables fine grain data parallelism
  - impossible in other architectures due to:
    - task scheduling overhead
    - data locality
- Any core can do any task equally well on short notice
  - scales automatically
- Programming model:
  - intuitive to programmers
  - easy for automatic parallelizing compiler



- Target design (no silicon yet)
  - 256 cores
  - 500 MHz
    - For 2 MB, slower for 20 MB
  - Access time: 2 cycles (+)
  - 3 Watts
- Designed to be
  - Attractive to programmers (simple)
  - Scalable
  - Fight Amdahl's rule


# Analysis

# The VLSI-aware many-core (crude) analysis

			Common error I: Assume that <i>a</i> is fixed
	One core	N-core	
Area	а	A (fixed)	
Num. processors	1	N = A / a	Common error II: Maximize frequency
Frequency	$f = \sqrt{a}$	$f = \sqrt{a} = \sqrt{\frac{A}{N}}$	Common error III: Assume performance is linear in N
Performance	$\sqrt{a}$	$N\sqrt{a} = \sqrt{NA}$	
Power	$p = af = a\sqrt{a}$	$P = Np = A\sqrt{a} = \frac{A\sqrt{A}}{\sqrt{N}}$	Common error IV: Assume power is linear in N
Perf/Power		$\propto N$	

46

# The VLSI-aware many-core (crude) analysis



47

# things we shouldn't do in many-cores

- No processor-sensitive code
  - No heterogeneous processors
- No speculation
  - No speculative execution
  - No speculative storage (aka cache)
  - No speculative latency (aka packet-switched or circuit-switched NoC)
- No bottlenecks
  - No scheduling bottleneck (aka OS)
  - No issue bottlenecks (aka multithreading)
  - No memory bottlenecks (aka local storage)
- No programming bottlenecks
  - No multithreading / GPGPU / SIMD / static mappings / heterogeneous processors / …
- No statics
  - No static task mapping
  - No static communication patterns

# Conclusions

- Powerful processors are inefficient
- Principles of high-end CPU are damaging
  - Speculative anything, cache, locality, hierarchy
- Complexity harms (when exposed)
  - Hard to program
  - Doesn't scale
- Hacking (static anything) is hacking
  - Hard to program
  - Doesn't scale
- Keep it simple, stupid [Pythagoras, 520 BC]

