

Packet-Level Static Timing Analysis for NoCs Evgeni Krimer^{1,2}, Mattan Erez¹, Isaac Keslassy², Avinoam Kolodny², Isask'har Walter²



We focus on the NoC service for a particular flow of interest, which we generically call flow X.











 $T_x = \sum \pi_i \rho_i$

End-to-end latency derived using the ergodic property of the Markov chain and M/G/1 model.



{*krimer, mattan.erez*}@*mail.utexas.edu*

{isaac@ee, kolodny@ee, zigi@tx}.technion.ac.il

We present a methodology for packet-level static timing analysis in NoCs. Our methodology enables quick and accurate gauging of the performance parameters of a virtual-channel wormhole NoC without using simulation techniques and supports any topology, link capacities, and buffer depths. It provides per-flow analysis that is orders-of-magnitude faster than simulation while being both significantly more accurate and more complete than prior static modeling techniques. Our methodology is inspired by models of industrial flow-lines. Use of the model in a placement optimization problem is shown as an example application of the method.



A possible use of the analytical delay model is to estimate network and flow properties within the inner-loop of a module placement optimization algorithm. Our model can quickly compute delay with high accuracy and we demonstrate that, contrary to HDM, it also reflects the change in delay as a result of varying module placement. Hence, our model can be used to predict, and correctly and efficiently choose between multiple placement options.

[2] Z. Guz, I. Walter, E. Bolotin, I. Cidon, R. Ginosar, and A. Kolodny. Network delays and link capacities in application-specific wormhole nocs. Special Issue of the Journal of VLSI Design, 2007.



Placement A of the components and flows of the audio-video SoC. Placement B is achieved by